一种新型高精度低功耗守时芯片
DOI:
作者:
作者单位:

作者简介:

通讯作者:

中图分类号:

基金项目:


A novel high-precision, low-power time-keeping chip
Author:
Affiliation:

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    以测时测距体制为基础的定位系统中,提高时间精确度是改善导航接收机性能的一个关键因素。然而,在便携或手持式导航设备中,现有的守时芯片难以在低功耗的条件下实现高计时精度。针对上述矛盾,本文提出了一种全新的守时芯片电路结构,通过直接温度补偿计时,以及低功耗连续工作和高功耗间歇突发工作相结合,实现了优于0.5ppm级别的守时精度和低于200μW待机功耗,可替换传统音叉型RTC芯片,提高便携或手持式导航设备性能。

    Abstract:

    In a positioning system based on calculating the distance by measuring the time delay, increasing the accuracy of the estimation of time delay is a key factor to improve the performance of navigation receivers. Generally, the off-the-shelf timekeeping chip cannot achieve the performance of high accuracy and low power consumption at the same time, which is especially required in portable and hand-held navigation receivers. A novel architecture of the timekeeping chip was presented to solve that contradiction. In this architecture, the time is compensated directly according to the temperature. And two circuit operation states, the low-power operation and the high-power bursty process, work alternately in turn. The chip can achieve the time accuracy of 0.5ppm and the stand by power consumption of 173μW, which can replace state-of-art commercial RTCs to improve the performance of portable and hand-held navigation receivers.

    参考文献
    相似文献
    引证文献
引用本文

陈亮,咸德勇,刘思慧,等.一种新型高精度低功耗守时芯片[J].国防科技大学学报,2013,35(3):176-180.
CHEN Liang, XIAN Deyong, LIU Sihui, et al. A novel high-precision, low-power time-keeping chip[J]. Journal of National University of Defense Technology,2013,35(3):176-180.

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2012-12-07
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2013-07-04
  • 出版日期:
文章二维码