加强约束的布尔可满足硬件求解器
作者:
作者单位:

作者简介:

通讯作者:

中图分类号:

基金项目:

国家自然科学基金资助项目(61103083,61133007,61572509);国家重点基础研究发展计划资助项目(2016YFB0200203)


Hardware Boolean satisfiability solver with enhanced constraint
Author:
Affiliation:

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    利用现场可编程门阵列固有的并行性和灵活性,提出在硬件可编程平台上基于随机局部搜索算法的布尔可满足性求解器,用于求解大规模的布尔可满足性问题。相对其他求解器,该求解器的预处理技术能极大提高求解效率;其变元加强策略避免了同一变元被反复连续翻转,降低了搜索陷入局部最优的可能。评估结果表明,求解器最多能处理32 000个变元/128 000个子句的实例。相比当前同类型的求解器,其求解效率明显提高。

    Abstract:

    Taking advantage of parallelism and flexibility of field-programmable gate array, a novel Boolean satisfiability solver based on an improved local search algorithm on the reconfigurable hardware platform was proposed to solve largescale Boolean satisfiability problems. In comparison with the past solver, the preprocessing technology can strongly improve the efficiency of solver; the strategy of strengthening the variable selection can avoid the same variable flipped continuously and repeatedly. It can reduce the possibility of search falling into local optimum. The experimental results indicate that the solver can solve problems of up to 32k variables/128k clauses, and has better performance than previous works.

    参考文献
    相似文献
    引证文献
引用本文

马柯帆,肖立权,张建民,等.加强约束的布尔可满足硬件求解器[J].国防科技大学学报,2018,40(6):105-111.
MA Kefan, XIAO Liquan, ZHANG Jianmin, et al. Hardware Boolean satisfiability solver with enhanced constraint[J]. Journal of National University of Defense Technology,2018,40(6):105-111.

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2017-09-18
  • 最后修改日期:
  • 录用日期:
  • 在线发布日期: 2019-01-17
  • 出版日期: 2018-12-28
文章二维码