This paper describes a sequential PROLOG inference processor: KD-PP which is based on compilation techniques. The processor has incorporated hardware mechanisms in it for logic programming language PROLOG execution. So it can execute PROLOG programs at high speed. The architecture of the processor，including data format，memory，machine states，instruction set，and the hardware implementing techniques are described in detal.