The Low Power Design of the Bus for Digital Signal Processor LS-DSP
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    With the development of fabricate technology for digital signal processor(DSP), the power dissipation of the bus is the main part of the whole power dissipation in DSP. This paper researches the power saving ways for address bus、data bus、internal bus in LS-DSP . Bus coding technology has been used for that purpose. The experimental results show that the LS-DSP bus power can reduce effectively when it uses the power saving ways discussed in this paper are used.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:September 29,2004
  • Revised:
  • Adopted:
  • Online: March 25,2013
  • Published:
Article QR Code