A novel high-precision, low-power time-keeping chip
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    In a positioning system based on calculating the distance by measuring the time delay, increasing the accuracy of the estimation of time delay is a key factor to improve the performance of navigation receivers. Generally, the off-the-shelf timekeeping chip cannot achieve the performance of high accuracy and low power consumption at the same time, which is especially required in portable and hand-held navigation receivers. A novel architecture of the timekeeping chip was presented to solve that contradiction. In this architecture, the time is compensated directly according to the temperature. And two circuit operation states, the low-power operation and the high-power bursty process, work alternately in turn. The chip can achieve the time accuracy of 0.5ppm and the stand by power consumption of 173μW, which can replace state-of-art commercial RTCs to improve the performance of portable and hand-held navigation receivers.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:December 07,2012
  • Revised:
  • Adopted:
  • Online: July 04,2013
  • Published:
Article QR Code