Highly reliable pipeline analog-to-digital converter in 0.13 μm standard CMOS process
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    For demanding of high performance analog-to-digital converter for aerospace electronic systems, a 12 bit pipelined analog-to-digital converter with speed of 50 MS/s which can work well in harsh temperature and radiation environment, was presented and implemented with 0.13 μm standard complementary metal Oxide semiconductor process. By employing the circuit without sample-and-hold amplifier, the radiation hardened circuit, and the layout technology, the impact of total ionizing dose effect was significantly alleviated while reducing the power consumption. Test results show that the design achieves a 64 dB signaltonoise ratio, a 73.5 dB spurious-free dynamic range, maximum 0.22 dB differential nonlinearity within wide temperature range of -55~125 ℃ and survive a total dose of 150 krad(Si).

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:October 11,2017
  • Revised:
  • Adopted:
  • Online: January 17,2019
  • Published: December 28,2018
Article QR Code