面向GPU的5G新型无线电的高吞吐率LDPC译码器
作者:
作者单位:

(1. 国防科技大学 计算机学院, 湖南 长沙 410073;2. 国防科技大学 并行与分布计算全国重点实验室, 湖南 长沙 410073)

作者简介:

李荣春(1985—),男,安徽无为人,研究员,博士,硕士生导师,Email:rongchunli@nudt.edu.cn

中图分类号:

TN014

基金项目:

国家自然科学基金资助项目


High-throughput LDPC decoder on GPU for 5G new radio
Author:
Affiliation:

(1. College of Computer Science and Technology, National University of Defense Technology, Changsha 410073, China;2. National Key Laboratory of Parallel and Distributed Computing, National University of Defense Technology, Changsha 410073, China)

  • 摘要
  • | |
  • 访问统计
  • |
  • 参考文献 [20]
  • |
  • 相似文献 [1]
  • | | |
  • 文章评论
    摘要:

    提出了一种基于图形处理单元(graphic processing unit,GPU)的5G软件无线电准循环低密度奇偶校验(low density parity check, LDPC)码译码器,为了节省片上和片下带宽,采用码字缩短和打孔技术、两级量化和数据打包方案,以提升数据带宽的利用率。实验基于Nvidia RTX 2080Ti GPU平台实现了高码率情况下的最小和近似译码算法的并行译码,通过分析GPU上的最优线程设置,将码率为5/6的(2 080,1 760) LDPC算法的译码吞吐率提升至1.38 Gbit/s,译码吞吐率性能优于现有其他基于GPU的LDPC译码器。

    Abstract:

    A GPU(graphic processing unit) based 5G software radio quasi cyclic LDPC (low-density parity check) code decoder was proposed. In order to save on chip and off chip bandwidth, code word shortening and punching techniques, two-stage quantization, and data packaging schemes were adopted to improve the utilization of data bandwidth. The experiment was based on the Nvidia RTX 2080Ti GPU platform to achieve parallel decoding of minimum and approximate decoding algorithms under high bit rates. By analyzing the optimal thread settings on the GPU, the decoding throughput of the 5/6 (2 080,1 760) LDPC algorithm is improved to 1.38 Gbit/s, and the decoding throughput performance is better than other GPU based LDPC decoders.

    参考文献
    [1] GALLAGER R.Low-density parity-check codes[J].IRE Transactions on Information Theory, 1962,8(1):21-28.
    [2] LI R C, DOU Y, ZOU D, et al.Efficient graphics processing unit based layered decoders for quasicyclic low-density parity-check codes[J].Concurrency and Computation:Practice and Experience, 2015,27(1):29-46.
    [3] MHASKE S, KEE H, LY T, et al.High-throughput FPGA-based QC-LDPC decoder architecture[C]//Proceedings of the IEEE 82nd Vehicular Technology Conference, 2015.
    [4] KESKIN S, KOCAK T.GPU-based gigabit LDPC decoder[J].IEEE Communications Letters, 2017,21(8):1703-1706.
    [5] YUAN J Y, SHA J.4.7-Gb/s LDPC decoder on GPU[J].IEEE Communications Letters, 2018,22(3):478-481.
    [6] 3GPP.Release 15[EB/OL].(2019-04-26)[2022-04-01].https://www.3gpp.org/specifications-technologies/releases/release-15.
    [7] FERRAZ O, SUBRAMANIYAN S, WANG G H, et al.Gbit/s non-binary LDPC decoders:high-throughput using high-level specifications[C]//Proceedings of the IEEE 28th Annual International Symposium on Field-Programmable Custom Computing Machines, 2020.
    [8] HERRMANN M, WEHN N, THALMAIER M, et al.A 336 Gbit/s full-parallel window decoder for spatially coupled LDPC codes[C]//Proceedings of Joint European Conference on Networks and Communications & 6G Summit, 2021.
    [9] GORIUSHKIN R, NIKISHKIN P, LIKHOBABIN E, et al.FPGA implementation of LDPC decoder architecture for wireless communication standards[C]//Proceedings of the 10th International Conference on Modern Circuits and Systems Technologies, 2021.
    [10] 谢天娇, 李波, 杨懋, 等.高速码率兼容DVB-S2的LDPC译码器的FPGA实现[J].西北工业大学学报, 2019, 37(2): 299-307.XIE T J, LI B, YANG M, et al.LDPC decoder of high speed multi-rate DVB-S2 based on FPGA[J].Journal of Northwestern Polytechnical University, 2019,37(2):299-307.(in Chinese)
    [11] WANG Y, WANG Q L, ZHANG Y, et al.An area-efficient hybrid polar decoder with pipelined architecture[J].IEEE Access, 2020,8:68068-68082.
    [12] FALCÁO G, SILVA V, SOUSA L.How GPUs can outperform ASICs for fast LDPC decoding[C]//Proceedings of the 23rd International Conference on Supercomputing, 2009.
    [13] WANG G H, WU M, YIN B, et al.High throughput low latency LDPC decoding on GPU for SDR systems[C]//Proceedings of the IEEE Global Conference on Signal and Information Processing, 2013.
    [14] TANNER R.A recursive approach to low complexity codes[J].IEEE Transactions on Information Theory, 1981,27(5):533-547.
    [15] RICHARDSON T, KUDEKAR S.Design of low-density parity check codes for 5G new radio[J].IEEE Communications Magazine, 2018,56(3):28-34.
    [16] RICHARDSON T J, URBANKE R L.Efficient encoding of low-density parity-check codes[J].IEEE Transactions on Information Theory, 2001,47(2):638-656.
    [17] NGUYEN T T B, TAN T N, LEE H.Efficient QC-LDPC encoder for 5G new radio[J].Electronics, 2019, 8(6): 668.
    [18] BAE J H, ABOTABL A, LIN H P, et al.An overview of channel coding for 5G NR cellular communications[J].APSIPA Transactions on Signal and Information Processing, 2019,8:e17.
    [19] KSCHISCHANG F R, FREY B J, LOELIGER H A.Factor graphs and the sum-product algorithm[J].IEEE Transactions on Information Theory, 2001,47(2):498-519.
    [20] CHEN J, DHOLAKIA A, ELEFTHERIOU E, et al.Reduced-complexity decoding of LDPC codes[J].IEEE Transactions on Communications, 2005,53(8):1288-1299.
    引证文献
    网友评论
    网友评论
    分享到微博
    发 布
引用本文

李荣春,周鑫,乔鹏,等.面向GPU的5G新型无线电的高吞吐率LDPC译码器[J].国防科技大学学报,2024,46(1):141-148.
LI Rongchun, ZHOU Xin, QIAO Peng, et al. High-throughput LDPC decoder on GPU for 5G new radio[J]. Journal of National University of Defense Technology,2024,46(1):141-148.

复制
分享
文章指标
  • 点击次数:6231
  • 下载次数: 2195
  • HTML阅读次数: 767
  • 引用次数: 0
历史
  • 收稿日期:2022-04-29
  • 在线发布日期: 2024-01-28
  • 出版日期: 2024-02-28
文章二维码