| 引用本文: | 车德亮,李剑川,沈绪榜.LS-DSP数字信号处理器总线的低功耗设计.[J].国防科技大学学报,2005,27(2):80-86.[点击复制] |
| CHE Deliang,LI Jianchuan,SHEN Xubang.The Low Power Design of the Bus for Digital Signal Processor LS-DSP[J].Journal of National University of Defense Technology,2005,27(2):80-86[点击复制] |
|
| |
|
|
| 本文已被：浏览 6774次 下载 5378次 |
| LS-DSP数字信号处理器总线的低功耗设计 |
| 车德亮1, 李剑川1,2, 沈绪榜1 |
|
(1.西安微电子技术研究所，陕西 西安 710054;2.国防科技大学 机电工程与自动化学院，湖南 长沙 410073)
|
| 摘要: |
| 随着数字信号处理器制造工艺的进步，总线的功耗已经成为数字信号处理器功耗的主要组成部分。研究了LS-DSP数字信号处理器地址总线、数据总线、内部数据总线三类总线的低功耗设计技术，主要采用了总线编码的方法实现总线的低功耗。实验结果表明，LS-DSP采用总线低功耗技术后，有效地降低了总线的功耗。 |
| 关键词: 总线编码 海明距离 串扰 数字信号处理器 |
| DOI： |
| 投稿日期：2004-09-29 |
| 基金项目:国家“863”高技术研究发展计划资助项目(2002AA714022)；国家部委资助项目(41308010203) |
|
| The Low Power Design of the Bus for Digital Signal Processor LS-DSP |
| CHE Deliang1, LI Jianchuan1,2, SHEN Xubang1 |
|
(1.Xi'an Microelectronics Technology Institute, Xi'an 710054，China;2.College of Mechatronics Engineering and Automation, National Univ. of Defense Technology，Changsha 410073，China)
|
| Abstract: |
| With the development of fabricate technology for digital signal processor(DSP), the power dissipation of the bus is the main part of the whole power dissipation in DSP. This paper researches the power saving ways for address bus、data bus、internal bus in LS-DSP . Bus coding technology has been used for that purpose. The experimental results show that the LS-DSP bus power can reduce effectively when it uses the power saving ways discussed in this paper are used. |
| Keywords: bus coding Hamming distance cross talk DSP |
|
|
