| 引用本文: | 黎铁军,李秋亮,徐炜遐.一种128位高性能全流水浮点乘加部件.[J].国防科技大学学报,2010,32(2):56-60.[点击复制] |
| LI Tiejun,LI Qiuliang,XU Weixia.A High Performance Pipeline Architecture of 128bit Floating-point Fused Multiply-add Unit[J].Journal of National University of Defense Technology,2010,32(2):56-60[点击复制] |
|
| |
|
|
| 本文已被：浏览 7709次 下载 6081次 |
| 一种128位高性能全流水浮点乘加部件 |
| 黎铁军, 李秋亮, 徐炜遐 |
|
(国防科技大学 计算机学院，湖南 长沙 410073)
|
| 摘要: |
| 高精度的浮点乘加融合(FMA)部件一直是高性能微处理器设计追求的目标。提出了一种128位精度全流水FMA体系结构，采用10级平衡流水线，重点对超宽位的乘法器、加法器、前导零预测和规格化进行了流水优化。设计综合的结果表明，基于SMIC 0.13μm工艺，该结构频率可以达到465MHz，比现有128位FMA性能提高了130%；在TSMC 65nm工艺下，该结构的频率可达到1.075GHz，基本满足高性能计算的要求。 |
| 关键词: 浮点乘加融合 前导零预测 高性能微处理器 |
| DOI： |
| 投稿日期：2009-09-24 |
| 基金项目:国家自然科学基金重点资助项目(90707003) |
|
| A High Performance Pipeline Architecture of 128bit Floating-point Fused Multiply-add Unit |
| LI Tiejun, LI Qiuliang, XU Weixia |
|
(College of Computer, National Univ. of Defense Technology, Changsha 410073, China)
|
| Abstract: |
| FMA(Fused Multiply-Add) with high precision is required in high performance microprocessors. A new 10 stages pipelined architecture of 128bit FMA is proposed. In this architecture, multiply, adder, LZA(Leading Zero Anticipator) and normalization with large width data-paths were partitioned and optimized carefully to balance the latency at every pipeline stage. After designed and synthesized with SMIC 0.13μm technology, the frequency of the FMA can reach 465MHz, which is about 130% better than previous 128bit FMA. Furthermore, its frequency can reach 1.075GHz with TSMC 65nm technology, which basically meets the requirements of the high performance computation. |
| Keywords: Fused Multiply-Add(FMA) Leading Zero Anticipator(LZA) high performance microprocessor |
|
|
