| 引用本文: | 祝平,朱岩,安军社,等.高速SpaceFibre总线节点的系统设计.[J].国防科技大学学报,2021,43(5):117-126.[点击复制] |
| ZHU Ping,ZHU Yan,AN Junshe,et al.System design of high-speed SpaceFibre node[J].Journal of National University of Defense Technology,2021,43(5):117-126[点击复制] |
|
| |
|
|
| 本文已被：浏览 6044次 下载 4549次 |
| 高速SpaceFibre总线节点的系统设计 |
| 祝平1,2,朱岩1,安军社1,江源源1,周莉1 |
|
(1.中国科学院国家空间科学中心 复杂航天系统电子信息技术重点实验室, 北京 100190;2. 中国科学院大学, 北京 100049)
|
| 摘要: |
| 为了实现SpaceFibre总线节点的高效数据传输,针对网络协议中关键问题和技术提出了一种基于现场可编程门阵列(Field Programmable Gate Array,FPGA)的SpaceFibre总线节点系统设计方案。其中,采用了轮询仲裁算法,解决了多路虚拟通道中流量控制字的申请冲突；设计了基于服务质量机制的高效处理状态机,实现了多路虚拟通道的服务质量调度；提出了一种并行的分区存储架构和重发控制算法,实现了基于错误检测隔离恢复机制的错误恢复；采用了不同的数据并行处理方案,实现了多种数据格式的循环冗余校验和伪随机序列的计算。通过ModelSim仿真平台对节点系统进行功能仿真,并在Virtex-6 FPGA上完成了系统验证。结果表明,该设计实现了SpaceFibre总线节点的功能,串行传输速度可达3.125 Gbit/s,能够满足高速数据传输需求。 |
| 关键词: SpaceFibre SpaceWire 服务质量 错误检测隔离恢复 高速总线 |
| DOI：10.11887/j.cn.202105014 |
| 投稿日期：2020-02-24 |
| 基金项目:中国科学院战略性先导科技专项基金资助项目(XDA15020205) |
|
| System design of high-speed SpaceFibre node |
| ZHU Ping1,2, ZHU Yan1, AN Junshe1, JIANG Yuanyuan1, ZHOU Li1 |
|
(1.Key Laboratory of Electronics and Information Technology for Space System, National Space Science Center, Chinese Academy of Sciences, Beijing 100190, China;2.University of Chinese Academy of Sciences, Beijing 100049, China)
|
| Abstract: |
| In order to achieve efficient data transmission of SpaceFibre node, a system design scheme of SpaceFibre node based on FPGA (field programmable gate array) was proposed aiming at the key problems and technologies in network protocols. The polling and arbitration algorithm was adopted to solve the flow control token words application conflict of multiple virtual channels. An efficient processing state machine based on QoS (quality of service) mechanism was designed, which can realize QoS scheduling for multiple virtual channels. A parallel partitioned storage architecture and a resend control algorithm were proposed, which can realize efficient error recovery based on FDIR (fault detection isolation and recovery) mechanism. Different parallel processing schemes were designed for cyclic redundancy check of various data formats and calculation of pseudo-random sequence. A simulation platform was built by ModelSim to test the function simulation of the node system, and the system verification was completed on Virtex-6 FPGA. The results show that the function of SpaceFibre bus node can be realized, and the serial transmission speeds up to 3.125 Gbit/s, which can meet the demand of high-speed data transmission. |
| Keywords: SpaceFibre SpaceWire quality of service fault detection isolation and recovery high speed bus |
|
|
|
|
|
