Sorter Array Processor Design by Using VHDL
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    VHDL is a standard language for the design and description of digital circuits. As a case study several array processors fullfilling the sort algorithm designed in VDHL are discussed here. Their concise VHDL description can be synthesized into FP-GA or ASIC gate-level netlist. Practice shows that applying VHDL can greatly improve the efficiency of digital system design.

    Reference
    Related
    Cited by
Get Citation

Ou Gang, Chen Huihuang, Shen Zhenkang. Sorter Array Processor Design by Using VHDL[J]. Journal of National University of Defense Technology,1996,18(2):75-79.

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:November 28,1995
  • Revised:
  • Adopted:
  • Online: June 11,2014
  • Published:
Article QR Code