The Realization of Flolating-point FFT Processor with FPGA Chip
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    The FPGA realization of a floating-point FFT processor is proposed to get over the poor precision of the fixed-point FFT processor.The definition of the floating-point format,the selection of arithmetic and the key techniques of the FPGA realization are discussed. Such a processor has been put into service and has stable performance. Its operating frequency is 80MHz and it can finish 1024 point FFT/IFFT in 64μs with an error less than -80dB.

    Reference
    Related
    Cited by
Get Citation

WANG Yuanmo, ZHAO Hongzhong, ZHANG Jun, FU Qiang. The Realization of Flolating-point FFT Processor with FPGA Chip[J]. Journal of National University of Defense Technology,2004,26(6):61-64.

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:May 20,2004
  • Revised:
  • Adopted:
  • Online: May 08,2013
  • Published:
Article QR Code