A fast location mechanism on memory data error  for multi-core processors verification
DOI:
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    A fast fault location mechanism on memory data error, which is called FFLM for a self made CMP-16 multi-core processor’s functional validation, is proposed and realized. FFLM builds a multi-port golden memory model based on the hardware emulation accelerator. It monitors the packages of memory access between memory system and processor cores during the emulation, real-time compares the data from real memory system being tested and the data from golden memory model, judges whether they are consistent, and finds the errors once any wrong data is sent to processor core from memory system. Compared with traditional ways, FFLM has the advantages of fast emulation speed, low hardware cost and low fault Location time cost. Statistical results from the emulation for a self-made CMP-16 multi-processor show that FFLM improves the speed of date fault location in memory system by 6.5 times averagely.

    Reference
    Related
    Cited by
Get Citation

ZHOU Hongwei, DENG Rangyu, LI Yongjin, YAN Xiaobo, DOU Qiang. A fast location mechanism on memory data error  for multi-core processors verification[J]. Journal of National University of Defense Technology,2012,34(6):1-6.

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:May 30,2012
  • Revised:
  • Adopted:
  • Online: January 11,2013
  • Published:
Article QR Code