Research on variable rate modulator and its implementation on FPGA
CSTR:
Author:
Affiliation:

Clc Number:

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    A variable modulator scheme is presented. The hardware system adopting the proposed approach was accomplished based on field programmable gate array (FPGA). The proposed system can deal with signals with bit rate even varying from (13.5~300)Mbps continuously. By splitting the whole rate range into several small parts and filtering the input data with different interpolation times, the correctness of transferring all rates into the dealing range of digital analog convert (DAC) was ensured. The architecture of system was devised and the difficulties in hardware realization were analysed. The ways to solve the pivotal problem were particularly indicated. Realization on FPGA demonstrates the good performance of the proposed idea. The expansibility of system makes it easy to be applied in wider rate bound.

    Reference
    Related
    Cited by
Get Citation

ZHAI Haitao, XI Zhipeng, ZHANG Eryang. Research on variable rate modulator and its implementation on FPGA[J]. Journal of National University of Defense Technology,2014,36(2):124-128.

Copy
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:August 06,2013
  • Revised:
  • Adopted:
  • Online: May 14,2014
  • Published:
Article QR Code